Embedded Deterministic Test for Low-Cost Manufacturing Test
نویسندگان
چکیده
This paper introduces Embedded Deterministic Test (EDT) technology, which reduces manufacturing test cost by providing one to two orders of m& reduction in scan test data volume and scan test time. The EDT architecture, the compression algorithm, design flow, experimental results, and silicon implementation are presented.
منابع مشابه
Industrial Experience with Adoption of EDT for Low-Cost Test without Concessions
This paper discusses the adoption of Embedded Deterministic Test (EDT) at Infineon Technologies as a means to reduce the cost of manufacturing test without compromising test quality. The System-onChip (SoC) design flow and the changes necessary to successfully implement EDT are presented. Experimental results for three SoC designs targeted for automotive, wireless, and data communication applic...
متن کاملTest Pattern Generation and Test Application Time
As the complexity of VLSI circuits is increasing at the rate predicted by Moore's law and the switching frequencies are approaching a gigahertz, testing cost is becoming an important factor in the overall IC manufacturing cost. Testing cost is incurred by test pattern generation and test application processes. In this dissertation, we address both of these factors contributing to the testing co...
متن کاملUse of Embedded Sensors for Built-In-Test of RF Circuits
Testing of on-chip RF and microwave circuits has always been a challenge to test engineers and has been more so in the recent past due to the high signal frequencies involved and the dense levels of circuit integration. In this paper, we propose to embed low-cost sensors into RF signal paths for the purpose of built-in test. The sensor characteristics are chosen in such a way that the sensor ou...
متن کاملEmbedded Memory Bist for Systems-on-a-chip Embedded Memory Bist for Systems-on-a-chip
Embedded memories consume an increasing portion of the die area in deep submicron systems-on-a-chip (SOCs). Manufacturing test of embedded memories is an essential step in the SOC production that screens out the defective chips and accelerates the transition from the yield learning phase to the volume production phase of a new manufacturing technology. Built-in self-test (BIST) is establishing ...
متن کاملTest Challenges of Nanometer Technology
DFT. The last 30 years have demonstrated that short time-to-market, low cost, and high product quality can only be achieved if test is part of the design and optimized for manufacturing. Structural DFT methodologies based on scan with voltage-based test, supplemented by Iddq test, provided predictable test quality and a basis for automation of test synthesis and test pattern generation. Scan al...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002